# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

### **Refine Search**

### Search Results -

Terms	Documents
L7 and (result same security same memory same order)	21

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

Database:

.10				Dofina Coords
			<b>Z</b>	Refine Search
	Recall Text	Clear		Interrupt

### **Search History**

### DATE: Tuesday, June 01, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=U	SPT, USOC; PLUR = YES; OP = OR		
<u>L10</u>	L7 and (result same security same memory same order)	21	<u>L10</u>
<u>L9</u>	L7 and (result same memory same order)	62	<u>L9</u>
<u>L8</u>	L7 and (result near10 order)	53	<u>L8</u>
<u>L7</u>	11 and L6.	245	<u>L7</u>
<u>L6</u>	execut\$3 same (availab\$5 or free)	51497	<u>L6</u>
<u>L5</u>	11 and L4	1	<u>L5</u>
<u>L4</u>	(execution adj1 unit) same (availab\$5 or free)	1469	<u>L4</u>
<u>L3</u>	11 and L2	0	<u>L3</u>
<u>L2</u> .	(distribut\$3 or provid\$3) same (execution adj1 unit) same (availab\$5 or free)	142	<u>L2</u>
<u>L1</u>	request same security same memory	854	<u>L1</u>

### END OF SEARCH HISTORY

# **Refine Search**

### Search Results -

Terms	Documents
L10	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

11				Refine Search
			V	Nome Scaron
	Recall Text	Clear		Interrupt

### **Search History**

### DATE: Tuesday, June 01, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=B	EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L11</u>	L10	0	<u>L11</u>
DB=U	JSPT, USOC; PLUR=YES; OP=OR		
<u>L10</u>	L7 and (result same security same memory same order)	21	<u>L10</u>
<u>L9</u>	L7 and (result same memory same order)	62	<u>L9</u>
<u>L8</u>	L7 and (result near10 order)	53	<u>L8</u>
<u>L7</u>	11 and L6	245	<u>L7</u>
<u>L6</u>	execut\$3 same (availab\$5 or free)	51497	<u>L6</u>
<u>L5</u>	11 and L4	1	<u>L5</u>
<u>L4</u>	(execution adj1 unit) same (availab\$5 or free)	1469	<u>L4</u>
<u>L3</u>	11 and L2	0	<u>L3</u>
<u>L2</u>	(distribut\$3 or provid\$3) same (execution adj1 unit) same (availab\$5 or free)	142	<u>L2</u>
<u>L1</u>	request same security same memory	854	<u>L1</u>

# Freeform Search

	US Pre-Grant Publication Full-Text Database
	US Patents Full-Text Database
	US OCR Full-Text Database
Database	EPO Abstracts Database
	JPO Abstracts Database
	Derwent World Patents Index
	IBM Technical Disclosure Bulletins
700	L7 and (result same security same memory same
Term:	order)
Display:	10 Documents in <u>Display Format</u> : - Starting with Number 1
Generate	: ○ Hit List ● Hit Count ○ Side by Side ○ Image
	The Block of State of
A. C. A. C.	Commence of the commence of th
	perspective of the control of the co
	Search Clear Interrupt

**Search History** 

### DATE: Tuesday, June 01, 2004 Printable Copy Create Case

Name side by	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L11</u>	L10	0	<u>L11</u>
DB=U	SPT,USOC; PLUR=YES; OP=OR		
<u>L10</u>	L7 and (result same security same memory same order)	21	<u>L10</u>
. <u>L9</u>	L7 and (result same memory same order)	62	<u>L9</u>
<u>L8</u>	L7 and (result near10 order)	53	<u>L8</u>
<u>L7</u>	l1 and L6	245	<u>L7</u>
<u>L6</u>	execut\$3 same (availab\$5 or free)	51497	<u>L6</u>
<u>L5</u>	11 and L4	1	<u>L5</u>
<u>L4</u>	(execution adj1 unit) same (availab\$5 or free)	1469	<u>L4</u> .
<u>L3</u>	11 and L2	0	<u>L3</u>
<u>L2</u>	(distribut\$3 or provid\$3) same (execution adj1 unit) same (availab\$5 or free)	142	<u>L2</u>
<u>L1</u>	request same security same memory	854	<u>L1</u>

### END OF SEARCH HISTORY

h eb b g ee e e gh c f ff e ch

### **Refine Search**

### Search Results -

Terms	Documents
(707/8   717/149   709/201   710/22   710/52   710/39   710/200   711/163   712/215   712/221   712/34   713/200   705/405).ccls.	6805

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L1

Refine Search

Refine Search

### **Search History**

DATE: Tuesday, June 01, 2004 Printable Copy Create Case

Set Name Side by side

Hit Count

DB=USPT, USOC; PLUR=YES; OP=OR

END OF SEARCH HISTORY

29

# **Refine Search**

### Search Results -

Terms	Documents
L1 and L2	29

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

**Database:** 

**EPO Abstracts Database** JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:



### **Search History**

DATE: Tuesday, June 01, 2004 Printable Copy Create Case


<u>Set</u> <u>Hit</u> Name Query Count side by DB=USPT, USOC; PLUR=YES; OP=OR


L3 11 and L2

<u>L2</u> request same security same memory same execut\$3 161

<u>L1</u> 710/22,52,39,200;713/200;711/163;712/215,221,34;705/405;707/8;709/201;717/149.ccls. 6805

### **END OF SEARCH HISTORY**





IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publicat	tions/Services Standards Conferences Careers/Jobs
JEES >	Welcome United States Patent and Trademark Office  United States Patent and Trademark Office
Help FAQ Terms IEEE	Peer Review Quick Links Se.
Welcome to IEEE Xplore*  - Home - What Can I Access?	Your search matched <b>0</b> of <b>1040503</b> documents. A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Relevance Descending</b> order.
O- Log-out	Refine This Search:
Tables of Contents	You may refine your search by editing the current search expression or enterinew one in the text box.
O- Journals & Magazines	request and security and memory <and>(execution u</and>
Conference Proceedings	☐ Check to search within this result set
O- Standards	Results Key:  JNL = Journal or Magazine CNF = Conference STD = Standard
Search	
O- By Author O- Basic O- Advanced	Results: No documents matched your query.
Member Services	
O- Join IEEE O- Establish IEEE Web Account	
O- Access the IEEE Member Digital Library	

Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE --- All rights reserved

ec

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publicat	ions/Services Standards Conferences Careers/Jobs
(EEE)	Welcome United States Patent and Trademark Office  Welcome United States Patent and Trademark Office  ** Se.
Help FAQ Terms IEEE	Peer Review Quick Links Se.
Welcome to IEEE Xplores  - Home - What Can I Access?	Your search matched <b>1</b> of <b>1040503</b> documents.  A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Relevance Descending</b> order.
O- Log-out	Refine This Search:
Tables of Contents	You may refine your search by editing the current search expression or enterinew one in the text box.
O- Journals & Magazines	request and security and memory <and>execut*</and>
Conference Proceedings	☐ Check to search within this result set
O- Standards	Results Key:  JNL = Journal or Magazine CNF = Conference STD = Standard
Search	
O- By Author O- Basic O- Advanced	1 Multi-view memory to support OS locking for transaction systems Bodorik, P.; Jutla, D.N.; Database Engineering and Applications Symposium, 1997. IDEAS '97. Proceedings., International, 25-27 Aug. 1997
Member Services	Pages:309 - 318
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (924 KB)] IEEE CNF
O- Access the	

Print Format

IEEE Member Digital Library

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

e

-
EEE HOME
1
(1)
m
-
-
$\circ$
~
27
-
m
_
t A
~
m
•
-
20
=
(3
_
SEARCH IEEE
111
m
m
90000
ഗ
-
-
$\sim$
_
SHOP
Ö
Ď
TO -
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
_
WEB ACCOUNT   C
_

IEEE Xplore®

FAQ Terms IEEE Peer Review Publications/Services Standards Conferences Careers/Jobs **Quick Links United States Patent and Trad** 

	emark Office
» ABSIRACI PLUS	I Million Documents I Million Users

Search Results [PDF FULL-TEXT 924 KB] DOWNLOAD CITATION

Rights Link

Tables of Contents

O-Log-out

O What Can Y Home

I Access?

Welcome to IEEE Xplare

# systems Multi-view memory to support OS locking for transaction

Bodorik, P. Jutla, D.N.

Conference Proceedings

Journals
 & Magazines

O Standards

Fac. of Comput. Sci., Dalhousie Univ., Halifax, NS , Canada;

IDEAS '97. Proceedings., International This paper appears in: Database Engineering and Applications Symposium, 1997.

Meeting Date: 08/25/1997 - 08/27/1997

Publication Date: 25-27 Aug. 1997 Location: Montreal, Que. Canada

On page(s): 309 - 318

Member Services

O Basic

O By Author

— Advanced

Reference Cited: 38

Number of Pages: xii+403

Inspec Accession Number: 5710441

# Abstract:

O Access the

Digital Library **IEEE Member**  Web Account

Y Join IEEE

and its supporting architecture in providing efficient locking services for transaction data items-they simply access the data items while locking is performed automatically memory to another. Threads executing transactions do not explicitly request locks on through FSM specification on units of data that can vary in size from one region of processing systems. The model provides for enforcement of access control protocols The focus of this paper is to investigate the use of the multi-view memory (MVM) model

Print Format

be

O O

eee

0 eee B a ch ch σ C

þ

eee

be

þe

and in many instances without software intervention. This is facilitated by hardware determined and compared to delays due to lock acquisition by a conventional lock Only when a thread is suspended are the state changes communicated to the software assistance in that the FSM definitions and lock unit state information is stored in caches. manager lock manager. Delays for lock acquisitions through the MVM model architecture are

# **Index Terms:**

access control protocols cache concurrency control delays finite state machines lock state machines memory protocols network operating systems security of data storage authorisation cache storage concurrency control database theory distributed databases software lock manager threads transaction processing systems acquisition lock unit state information multi-view memory model management transaction processing FSM specification MVM model architecture operating system locking OS locking finite

# Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 924 KB] DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help. | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

be

က (၁

be

### First Hit Fwd Refs

Generate Collection Print

L10: Entry 15 of 21

File: USPT

Sep 8, 1998

DOCUMENT-IDENTIFIER: US 5805711 A

TITLE: Method of improving the security of postage meter machines

### Brief Summary Text (50):

The EPROM accepts the majority part of the program code and makes an external program code <u>available</u> to the microprocessor via the microprocessor bus. Since, however, the program variables are additionally stored in the internal OTP-RAM, a security-associated encapsulation of the program <u>execution</u> is achieved. Program executions having different security levels can thus be designationally realized with an OTP processor. A faulty or manipulated postage meter machine remains completely in the OTP-ROM with its program <u>execution</u> and cannot be forced into different operating modes.

### Detailed Description Text (13):

A start security check routine is undertaken, which checks the most important, externally maintained postage meter machine data and external program code completely encapsulated in the internal ROM and RAM area of the OTP with its program code. This security check routine can thereby recognize manipulations—without an external possibility of influencing with manipulative intent thereby existing—that had been implemented during the deactivated condition of the postage meter machine and can then effectively inhibit further operation of the postage meter machine if the check routines are not run error—free. In this case, the program execution remains in an endless program loop in the OTP—ROM (error handing 1030). The external storage media are used by the MP (read EPROM, write RAM) only after the checks have been run error—free and the system routine 200 is reached.

### Detailed Description Text (94):

The control unit 6 is a microprocessor or an OTP processor. In addition to a microprocessor, non-volatile memories and further circuits are accommodated in a common housing in the OTP. The internal, non-volatile memory, for example, includes program memories and, in particular, also allows the possibility of setting security bits that prevent the read-out of the internal non-volatile memory toward the outside. These security bits are set in the OTP during the manufacture of the postage meter machine. Following such security-associated routines such as, for example, accounting routines with an emulator/debugger would likewise lead to a modified time execution which can be identified by the OTP processor. This also includes a clock generator/counter circuit for the prescription of time intervals or clock cycles, for example, for the time-out generation or printer control. When a specific time has elapsed and the anticipated event has not occurred, the clock generator/counter circuit generates an interrupt that reports the result-free expiration of the time span to the microprocessor, whereupon the microprocessor initiates further measures. Inventively, the clock generator/counter circuit is utilized for monitoring program running time. A known number of clock cycles for the program execution of predetermined program parts is thereby used. Before the start of the routine, the counter of the clock generator/counter circuit is pre-set or reset in a predetermined way. After the start of the program routine, the counter reading is continuously modified corresponding to the clock pulses of the clock generator. After processing the critical, predetermined program parts, the status of the counter is interrogated by the microprocessor and is compared to the anticipated value. When a predetermined deviation in the running time of critical

or, respectively, security-associated program parts is exceeded, the postage meter machine can thus no longer be operated for franking (kill mode 1). When a manipulator performs an unauthorized operation, the postage meter machine is effectively shut down during the running time by being converted into the first mode.

Detailed Description Text (96):

During times in which printing is not carried out (standby mode) that an inquiry ensues in view of manipulation attempts and/or the checksum of the register readings is formed and/or is formed over the content of the program memory PSP 11. In order to improve the security against manipulation, the checksum is thereby formed for a kill mode 2 in the OTP over the content of the external program memory PSP 11 and the result is compared to a predetermined value stored in the OTP. This preferably ensues in step 101 when the postage meter machine is started or in step 213 when the postage meter machine is operated in standby mode. The standby mode is reached when a predetermined time elapses without an input or a print request. The latter occurs when a letter sensor of a known type--not shown in detail--does not identify a next envelope that is to be franked. Step 405--shown in FIG. 5--in the franking mode 400 therefore also includes a further inquiry about a time lapse, whereby a time transgression ultimately leads again to point e, and thus to the input routine according to step 209. When the interrogation criterion is met, a standby flag is set in step 408 and a direct branch is made back to the point s to the system routine 200 or the point t without running through the accounting and printing routine in step 406. The standby flag is interrogated later in step 211 and is reset in step 213 after the checksum check when no manipulation attempt has been recognized.

Detailed Description Text (98):

In order to further enhance the security against manipulations, a flow control is inventively utilized that is set forth below. Such a flow control ensues by modifying a numerical value in a memory at at least one point during the implementation of the program routine. After the execution of the program routine, the modified numerical value is compared to a predetermined numerical value allocated to this program routine. When branchings are executed during the program run, different numerical values will result. A plausibility test is implemented in a following evaluation or a determination can be made as to what branchings were executed. This is achieved by the modification of the numerical value ensuing by a multiplication by a specific prime number allocated to the respective program part. A prime number resolution merely has to be implemented then in a later evaluation.

### First Hit Fwd Refs

Generate Collection Print

L10: Entry 15 of 21

File: USPT

Sep 8, 1998

US-PAT-NO: 5805711

DOCUMENT-IDENTIFIER: US 5805711 A

TITLE: Method of improving the security of postage meter machines

DATE-ISSUED: September 8, 1998

### INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Windel; Harald	Berlin			DE
Reisinger; Frank	Berlin			DE
Freytag; Claus	Berlin			DE
Kubatzki; Ralf	Berlin			DE
Hansel; Marcus	Berlin			DE
Gunther; Stephan	Berlin			DE
Bischoff; Enno	Berlin			DE
Wagner; Andreas	Berlin			DE
Zarges; Olav A.	Berlin			DE
Berthold; Arndt	Berlin			DE
Rieckhoff; Peter	Berlin			DE

### ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE Francotyp-Postalia AG & Co. Birkenwerder DE 03

APPL-NO: 08/ 525923 [PALM]
DATE FILED: September 8, 1995

### PARENT-CASE:

RELATED APPLICATION The present application is a continuation-in-part of U.S. application Ser. No. 08/346,909 filed Nov. 30, 1994 ("Method for Improving the Security of Postage Meter Machines," Windel et al.), filed under the provisions of 37 C.F.R. .sctn.1.53, now U.S. Pat. No. 5,671,146.

### FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO

APPL-DATE

DE 43 44 476.8

December 21, 1993

INT-CL: [06] H04 L 9/00

US-CL-ISSUED: 380/55; 380/2, 380/4, 380/23, 380/25, 380/49, 380/50, 380/51,

705/401, 705/405, 705/408, 705/410

US-CL-CURRENT: 380/55; 380/2, 380/51, 705/401, 705/405, 705/408, 705/410, 705/60,

713/187

FIELD-OF-SEARCH: 380/2, 380/4, 380/23, 380/24, 380/25, 380/49, 380/50, 380/51, 380/55, 380/59, 364/464.11, 364/464.14, 364/464.15, 705/401, 705/405, 705/408, 705/410

PRIOR-ART-DISCLOSED:

### U.S. PATENT DOCUMENTS

	Search Selected Search ALL Clear							
	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL				
	3255439	June 1966	Simjian					
	4129302	December 1978	Stone					
[	4251874	February 1981	Check, Jr.					
	4347506	August 1982	Duwel et al.					
	4549281	October 1985	Eckert et al.					
	4746234	May 1988	Harry					
	4785417	November 1988	Obrea					
	4811234	March 1989	Storace					
2,000	4812965	March 1989	Taylor					
	4812994	March 1989	Taylor et al.					
	4864506	September 1989	Storace					
	5077660	December 1991	Haines et al.					
	5181245	January 1993	Jones					
	5243654	September 1993	Hunter					
	5572429	November 1996	Hunter et al.	364/464.14				
	5638442	June 1997	Gargiulo et al.	380/2				
		FOREIGN	PATENT DOCUMENTS					

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	US-CL
0 388 840	September 1990	EP	
0 388 839	September 1990	EP	
0 194 660	March 1992	EP	
0 516 403	December 1992	EP	
0 547 922	June 1993	EP	
0 576 113	December 1993	EP	
0 578 042	January 1994	EP	
0 647 925	April 1995	EP	
2 233 937	January 1991	GB	

### OTHER PUBLICATIONS

"Asymmetrische Verschlusselung auf der Chipkarte," Drews et al., Design & Elektronik vol. 4, Feb. 16, 1993, pp. 76-81.
"Damit Geheimdaten vertraulich bleiben--Verschlusselungsalgorithmus IDEA lost DES ab," Bruggemann et al., Elektronik, vol. 10 (1993) pp 84-93.

ART-UNIT: 362

PRIMARY-EXAMINER: Gregory; Bernarr E.

### ABSTRACT:

A method for securing data and program code of an electronic postage meter machine against manipulation, having a microprocessor in a control unit of the postage meter machine for implementing steps for a start and initialization routine and following system routine with a possibility of entering into a communication mode with a remote data central, as well as further input steps in order to enter into a franking mode from which a branch is made back into the system routine after the implementation of an accounting and printing routine, includes conducting a start security check within the framework of a start and initialization routine which runs before a secure printing data call routine and the following system routine for determining the validity of a program code and/or of data in the predetermined memory location and of an appertaining MAC (message authentification code) that is present in the same storage medium. The check for valid program code and/or for validity of the data is implemented with a selected checksum method within an OTP (one time programmable) processor that internally receives the corresponding program parts. Transfer of the postage meter machine into the aforementioned system routine takes place given validity of the data or transfer of the postage meter machine into a first mode when the data are invalid, or when a specific manipulation criterion is met. Steps for preventing the franking or blocking of the postage meter machine and/or steps for preventing a further program execution or a program branch exiting the OTP processor within the framework of system routine the occur.

18 Claims, 15 Drawing figures

First Hit Fwd Refs

Generate Collection Print

L12: Entry 3 of 4

File: USPT

Mar 17, 1998

DOCUMENT-IDENTIFIER: US 5729729 A

TITLE: System for fast trap generation by creation of possible trap masks from early trap indicators and selecting one mask using late trap indicators

Abstract Text (1):

An improved method and apparatus for ordering traps in a multiscalar design to avoid pipeline delays. Execution units which generate their traps earlier in the pipeline are used to build a number of possible enable masks, for indicating which instructions should complete, using the ordering information available from the different execution units. The enable masks cover the different possibilities of trap or no trap for the execution units which produce later traps. The traps from the execution units providing a later trap indication then select from the possible enable masks depending upon whether or not a trap is indicated by such second group of execution units. The enable mask is then used to enable or disable the destination registers used by the different execution units for that group of instructions.

### First Hit Fwd Refs

Generate Collection Print

L12: Entry 3 of 4

File: USPT

Mar 17, 1998

US-PAT-NO: 5729729

DOCUMENT-IDENTIFIER: US 5729729 A

TITLE: System for fast trap generation by creation of possible trap masks from

early trap indicators and selecting one mask using late trap indicators

DATE-ISSUED: March 17, 1998

INVENTOR-INFORMATION:

NAME

CITY STATE ZIP CODE COUNTRY

Leung; Arthur T. Sunnyvale CA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Sun Microsystems, Inc. Palo Alto CA 02

APPL-NO: 08/ 664477 [PALM]
DATE FILED: June 17, 1996

INT-CL:  $[06] \underline{G06} \underline{F} \underline{9/00}$ 

US-CL-ISSUED: 395/591; 395/565 US-CL-CURRENT: 712/244; 712/224

FIELD-OF-SEARCH: 395/591, 395/565, 395/569

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Coarch Coloated Coarch ALL Clear

Search Selected Search ALL Clear							
PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL				
3883851	May 1975	Drake et al.	395/565				
<u>5193158</u>	March 1993	Kinney et al.	395/591				
<u>5237700</u>	August 1993	Johnson et al.	395/591				
5341482	August 1994	Cutler et al.	395/591				
5481685	January 1996	Nguyen et al.	395/591				

ART-UNIT: 235

PRIMARY-EXAMINER: Ellis; Richard L.

ATTY-AGENT-FIRM: Townsend and Townsend and Crew LLP

### ABSTRACT:

An improved method and apparatus for ordering traps in a multiscalar design to avoid pipeline delays. Execution units which generate their traps earlier in the pipeline are used to build a number of possible enable masks, for indicating which instructions should complete, using the ordering information available from the different execution units. The enable masks cover the different possibilities of trap or no trap for the execution units which produce later traps. The traps from the execution units providing a later trap indication then select from the possible enable masks depending upon whether or not a trap is indicated by such second group of execution units. The enable mask is then used to enable or disable the destination registers used by the different execution units for that group of instructions.

20 Claims, 4 Drawing figures

### Fwd Refs First Hit

Generate Collection

L12: Entry 3 of 4

File: USPT

Mar 17, 1998

US-PAT-NO: 5729729

DOCUMENT-IDENTIFIER: US 5729729 A

TITLE: System for fast trap generation by creation of possible trap masks from

early trap indicators and selecting one mask using late trap indicators

DATE-ISSUED: March 17, 1998

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Leung; Arthur T.

Sunnyvale

CA

ASSIGNEE-INFORMATION:

NAME

CITY

STATE ZIP CODE COUNTRY

TYPE CODE

Sun Microsystems, Inc.

Palo Alto CA 02

APPL-NO: 08/ 664477 [PALM] DATE FILED: June 17, 1996

INT-CL: [06]  $\underline{G06}$   $\underline{F}$  9/00

US-CL-ISSUED: 395/591; 395/565 US-CL-CURRENT: 712/244; 712/224

FIELD-OF-SEARCH: 395/591, 395/565, 395/569

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

		Search Selected Search ALL Clear				
	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL		
	3883851	May 1975	Drake et al.	395/565		
	5193158	March 1993	Kinney et al.	395/591		
	5237700	August 1993	Johnson et al.	395/591		
***************************************	5341482	August 1994	Cutler et al.	395/591		
	5481685	January 1996	Nguyen et al.	395/591		

ART-UNIT: 235

PRIMARY-EXAMINER: Ellis; Richard L.

ATTY-AGENT-FIRM: Townsend and Townsend and Crew LLP

### ABSTRACT:

An improved method and apparatus for ordering traps in a multiscalar design to avoid pipeline delays. Execution units which generate their traps earlier in the pipeline are used to build a number of possible enable masks, for indicating which instructions should complete, using the ordering information available from the different execution units. The enable masks cover the different possibilities of trap or no trap for the execution units which produce later traps. The traps from the execution units providing a later trap indication then select from the possible enable masks depending upon whether or not a trap is indicated by such second group of execution units. The enable mask is then used to enable or disable the destination registers used by the different execution units for that group of instructions.

20 Claims, 4 Drawing figures

# First Hit Fwd Refs End of Result Set

### Generate Collection Print

L5: Entry 1 of 1

File: USPT

Jul 27, 1999

US-PAT-NO: 5930832

DOCUMENT-IDENTIFIER: US 5930832 A

TITLE: Apparatus to guarantee TLB inclusion for store operations

DATE-ISSUED: July 27, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Heaslip; Jay Gerald Williston VT
Herzl; Robert Dov South Burlington VT
Tran; Arnold Steven South Burlington VT

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

International Business Machines Armonk NY 02
Corporation

APPL-NO: 08/ 660560 [PALM]
DATE FILED: June 7, 1996

INT-CL: [06]  $\underline{G06}$   $\underline{F}$   $\underline{12/10}$ 

US-CL-ISSUED: 711/207; 395/392 US-CL-CURRENT: 711/207; 712/216

FIELD-OF-SEARCH: 395/392, 395/390, 711/207

PRIOR-ART-DISCLOSED:

### U.S. PATENT DOCUMENTS

Search ALL

Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5191649	March 1993	Cadambi et al.	395/200
5206945	April 1993	Nishimukai et al.	395/425
5226126	July 1993	McFarland et al.	395/375
5283886	February 1994	Nishii et al.	395/425
5564111	October 1996	Glew et al.	395/185.06
0/ 0/	5191649 5206945 5226126 5283886	5191649 March 1993 5206945 April 1993 5226126 July 1993 5283886 February 1994	5191649       March 1993       Cadambi et al.         5206945       April 1993       Nishimukai et al.         5226126       July 1993       McFarland et al.         5283886       February 1994       Nishii et al.

Search Selected

h eb b g ee ef c e gh c

e ge

### OTHER PUBLICATIONS

Computer Dictionary. Second Edition. Microsoft Press. 1994. p. 377. Superscalar Microprocessor Design. Michael Johnson. Prentice Hall. 1991. pp. 26-28 and 50-53.

IBM Technical Disclosure Bulletin, "Special Serialization for "Load-with-Update" Instruction to Reduce the Complexity of Register Renaming Circuitry", vol. 37, No. 10, Oct. 1994, pp. 59-60.

ART-UNIT: 271

PRIMARY-EXAMINER: Chan; Eddie P.

ASSISTANT-EXAMINER: Verbrugge; Kevin

ATTY-AGENT-FIRM: Murray; Susan Abate; Joseph P.

### ABSTRACT:

A computer system includes a processor and a cache and memory management unit. The processor includes a means for retiring instructions in program order. The cache and memory management unit includes means for detecting when a translation has been evicted from a lookaside buffer and means for communicating eviction information to the means for retiring instructions in program order. The means for retiring instructions in program order includes means for holding a storage related instruction which causes a miss in the lookaside buffer or in the cache in a first pass of execution until the instruction becomes the oldest storage related instruction in program sequence and further includes means responsive to the eviction information for flushing all storage related instructions except the current storage related instruction. The system avoids the occurrence of misses in the buffer late in execution (e.g., PASS 2 or later), thus avoiding a necessity for complex recovery provisions.

6 Claims, 8 Drawing figures

# First Hit Fwd Refs End of Result Set

### Generate Collection Print

L5: Entry 1 of 1

File: USPT

Jul 27, 1999

US-PAT-NO: 5930832

DOCUMENT-IDENTIFIER: US 5930832 A

TITLE: Apparatus to guarantee TLB inclusion for store operations

DATE-ISSUED: July 27, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Heaslip; Jay Gerald Williston VT
Herzl; Robert Dov South Burlington VT
Tran; Arnold Steven South Burlington VT

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

International Business Machines Armonk NY 02
Corporation

APPL-NO: 08/ 660560 [PALM]
DATE FILED: June 7, 1996

INT-CL: [06]  $\underline{G06}$   $\underline{F}$   $\underline{12/10}$ 

US-CL-ISSUED: 711/207; 395/392 US-CL-CURRENT: 711/207; 712/216

FIELD-OF-SEARCH: 395/392, 395/390, 711/207

PRIOR-ART-DISCLOSED:

### U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<u>5191649</u>	March 1993	Cadambi et al.	395/200
5206945	April 1993	Nishimukai et al.	395/425
5226126	July 1993	McFarland et al.	395/375
5283886	February 1994	Nishii et al.	395/425
5564111	October 1996	Glew et al.	395/185.06

### OTHER PUBLICATIONS

Computer Dictionary. Second Edition. Microsoft Press. 1994. p. 377. Superscalar Microprocessor Design. Michael Johnson. Prentice Hall. 1991. pp. 26-28 and 50-53.

IBM Technical Disclosure Bulletin, "Special Serialization for "Load-with-Update" Instruction to Reduce the Complexity of Register Renaming Circuitry", vol. 37, No. 10, Oct. 1994, pp. 59-60.

ART-UNIT: 271

PRIMARY-EXAMINER: Chan; Eddie P.


ASSISTANT-EXAMINER: Verbrugge; Kevin


ATTY-AGENT-FIRM: Murray; Susan Abate; Joseph P.

### ABSTRACT:

A computer system includes a processor and a cache and memory management unit. The processor includes a means for retiring instructions in program order. The cache and memory management unit includes means for detecting when a translation has been evicted from a lookaside buffer and means for communicating eviction information to the means for retiring instructions in program order. The means for retiring instructions in program order includes means for holding a storage related instruction which causes a miss in the lookaside buffer or in the cache in a first pass of execution until the instruction becomes the oldest storage related instruction in program sequence and further includes means responsive to the eviction information for flushing all storage related instructions except the current storage related instruction. The system avoids the occurrence of misses in the buffer late in execution (e.g., PASS 2 or later), thus avoiding a necessity for complex recovery provisions.

6 Claims, 8 Drawing figures





### **Refine Search**

### Search Results -

Terms	Documents
5953502.pn. or 6295645.pn. or 6373846.pn. or 6378072.pn.	4

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

US OCR Full-Text Database

Search:

L1				Pofine Search
	landa ti Mariana and an		萝	Telline Gearch
	Recall Text	Clear		Interrupt

### **Search History**

DATE: Wednesday, June 02, 2004 Printable Copy Create Case

Set Name Query

Hit Count Set Name result set

side by side

DB=USPT; PLUR=YES; OP=OR

<u>L1</u> 5953502.pn. or 6295645.pn. or 6373846.pn. or 6378072.pn.

4 <u>L1</u>

END OF SEARCH HISTORY

### **Hit List**

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

**Search Results -** Record(s) 1 through 4 of 4 returned.

☐ 1. Document ID: US 6378072 B1

L1: Entry 1 of 4

File: USPT

Apr 23, 2002

US-PAT-NO: 6378072

DOCUMENT-IDENTIFIER: US 6378072 B1

\*\* See image for Certificate of Correction \*\*

TITLE: Cryptographic system

Full Title Citation Front Review Classification Date Reference Segregors Principles Claims KMC Draw De 2. Document ID: US 6373846 B1

File: USPT

US-PAT-NO: 6373846

L1: Entry 2 of 4

DOCUMENT-IDENTIFIER: US 6373846 B1

TITLE: Single chip networking device with enhanced memory access co-processor

Full Title Citation Front Review Classification Date Reference (KV) 188 Claims KMC Draw, De

☐ 3. Document ID: US 6295645 B1

L1: Entry 3 of 4

File: USPT

Sep 25, 2001

Apr 16, 2002

US-PAT-NO: <u>6295645</u>

DOCUMENT-IDENTIFIER: US 6295645 B1

TITLE: Method and apparatus for providing downloadable functionality to an embedded

coprocessor

Full Title Citation Front Review Classification Date Reference Set 26 ac. 31 planted Section Claims KWC Draw. De

☐ 4. Document ID: US 5953502 A

L1: Entry 4 of 4

File: USPT

Sep 14, 1999

US-PAT-NO: <u>5953502</u>

h eb bgeeef e ef b

DOCUMENT-IDENTIFIER: US 5953502 A

TITLE: Method and apparatus for enhancing computer system security

Full	Title Citation	Front	Review	Classification	Date	Reference	1 ( e (0 , 3e )		is, ilebrije	Claims	KMC	Draw, De
<u>Clear</u>	Gener	ate Col	lection*	Print	F	wd Refs	В	wd Refs	Language Control	Gener	ate OA	AGS
	Terms								Doc	cuments	s	
	5953502.pr	n. or 62	295645	.pn. or 6373	3846. <sub>I</sub>	on. or 637	78072.pi	1.			4	

Display Format: TI Change Format

<u>Previous Page</u> <u>Next Page</u> <u>Go to Doc#</u>

### First Hit Fwd Refs **End of Result Set**



L1: Entry 4 of 4

File: USPT

Sep 14, 1999

US-PAT-NO: 5953502

DOCUMENT-IDENTIFIER: US 5953502 A

TITLE: Method and apparatus for enhancing computer system security

DATE-ISSUED: September 14, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE

COUNTRY

Helbig, Sr.; Walter A

Medford Lakes NJ

08055

US-CL-CURRENT: 713/200; 714/36

### **ABSTRACT:**

A security enhanced computer system arrangement includes a coprocessor and a multiprocessor logic controller inserted into the architecture of a conventional computer system. The coprocessor and multiprocessor logic controller is interposed between the CPU of the conventional computer system to intercept and replace control signals that are passed over certain of the critical control signal lines associated with the CPU. The multiprocessor logic controller arrangement thereby isolates the CPU of the conventional computer system from the remainder of the conventional computer system, permitting separate control over the CPU and separate control over the remainder of the computer system. By controlling the control signals that are normally passed between the CPU and the remainder of the computer system, the multiprocessor logic controller permits the coprocessor to perform highly secure operations. These secure operations, selectable by a trusted operator or built in to a cooperating operating system, verify that the computer system is a trusted computing base which can be relied upon to perform its operations properly and without compromise.

70 Claims, 11 Drawing figures Exemplary Claim Number: 1 Number of Drawing Sheets: 10